Update the problem details below.
Implement a 4-bit up counter that increments on each clock cycle.
clk
reset
count
Use an always block with clock edge. Increment the counter register on each positive edge.
Enter the expected output as valid JSON format that will be used to verify student submissions.