Edit Problem

Update the problem details below.

Title *

Slug *

Module Name *

Difficulty *

Implement AND Gate in Verilog

Objective

Design and verify a simple 2-input AND gate using Verilog.
The design should be tested using a testbench that applies all possible input combinations.

Requirements

Create a Verilog module named and_gate with:
- Two inputs: a, b
- One output: y
- Function: y = a & b
Write a testbench module to verify the AND gate:
- Apply all 4 input combinations of a and b (00, 01, 10, 11).
- Observe the output y for correctness.

Hints (Optional)

Markdown Editor

Live Preview

Nothing to preview yet. Start typing in the editor...

Initial Code *

Loading...

Testbench *

Loading...

Correct Output (JSON) *

Enter the expected output as valid JSON format that will be used to verify student submissions.