Update the problem details below.
Implement a 4-bit shift register that shifts data to the left on each clock cycle.
clk
reset
in
out
Use concatenation to shift bits: {out[2:0], in} shifts left and adds new bit at LSB.
Enter the expected output as valid JSON format that will be used to verify student submissions.